Formal verification is a methodological approach within computer science and logic concerned with proving or disproving the correctness of systems, such as software, hardware, or protocols, against a formal specification of their desired properties. It investigates system behavior and properties using rigorous mathematical techniques, employing formal logic, model checking, theorem proving, and automated reasoning to provide high-assurance guarantees of correctness, often aiming for exhaustive proof rather than empirical testing.